Computer Science at Kent Verification of Timed Automata with Deadlines in Uppaal
نویسنده
چکیده
Timed Automata with Deadlines (TAD) are a form of timed automata that admit a more naturalrepresentation of urgent actions, with the additional advantage of avoiding the most common form oftimelocks. We offer a compositional translation of a practically useful subset of TAD to timed safetyautomata (the well-known variant of timed automata where time progress conditions are expressedby invariants). More precisely, we translate networks of TAD to the modeling language of Uppaal,a state-of-the-art verification tool for timed automata. We also describe an implementation of thistranslation, which allows Uppaal to aid the design and analysis of TAD models.
منابع مشابه
Computer Science at Kent Compositional Detection of Zeno Behavior in Timed Automata with Deadlines
We present a compositional analysis to detect Zeno behavior in Timed Automata with Deadlines. A syntactic analysis is defined, based on Tripakis’ strong non-Zenoness property, which identifies all elementary cycles where Zeno behavior may occur. This analysis is complemented by TCTL reachability properties, which characterize the occurrence Zeno behavior in potentially unsafe cycles.
متن کاملVerification and Performance Analysis of Embedded and Cyber-Physical Systems using UPPAAL
Timed automata, priced timed automata and energy automata have emerged as useful formalisms for modeling a real-time and energy-aware systems as found in several embedded and cyber-physical systems. Whereas the real-time model checker UPPAAL allows for efficient verification of hard timing constraints of timed automata, model checking of priced timed automata and energy automata are in general ...
متن کاملCode Generation for Timed Automata System Specifications ConsideringTarget Platform Resource-Restrictions
* Department of Computer Science, University of Chemnitz, Chemnitz, Germanny. Abstract A transformation concept and the resulting code generator for the automated implementation of timed automata, given as UPPAAL specification, are proposed in this paper. The concept aims to generate code for data memory restricted target platforms, like embedded systems and sensor network nodes. The output of ...
متن کاملAutomatic Analysis of Embedded Systems Specified in Astral
A prerequisite for successful software development is the availability of a complete and consistent software requirements specification. One way to asses the correctness of requirements specifications is the application of formal verification. Recently, the verification tool Uppaal [12, 16] has become available. Uppaal performs automatic verification of properties of real-time systems through m...
متن کاملTools for Real-Time UML: Formal Verification and Code Synthesis
We present a real-time extension of UML statecharts to enable modelling and verification of real-timed constraints. For clarity, we shall consider a reasonable subset of the rich UML statechart model and extend it with real-time constructs (clocks, timed guards, invariants and real-time tasks). We have developed a a rule-based formal semantics for the obtained formalism, called hierarchical tim...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2009